By Topic

Impact of Deep-Trench-Isolation-Sharing Techniques on Ultrahigh-Speed Digital Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kuan Zhou ; Univ. of New Hampshire, Durham, NH, USA ; McDonald, J.F.

In the past, the large area of heterojunction bipolar transistors (HBTs) in silicon germanium (SiGe) bipolar complementary metal-oxide-semiconductor (BiCMOS) processes has prevented them from being widely used in ultrahigh-speed digital systems. The consequent longer interconnects among HBTs also offset the speed advantage of HBTs. In this brief, four deep trench isolation sharing (DTIS) methods are proposed to significantly reduce the HBT layout area. The 2 × 2 HBT layout area can be reduced by 20%-42%, and large-scale HBT system layouts can be reduced by 24%-48% or even further. Two IBM 0.18- mum SiGe 7HP chips based on Xilinx 6200 digital configurable logic blocks (CLBs) and logic cells were fabricated for verification. The maximum difference between measurement and postlayout simulation is 6.1%. Compared with the traditional layout implementation, the DTIS layout improved the system speed by 22% due to shorter interconnects among HBTs.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:56 ,  Issue: 10 )