By Topic

A 5.2mW ku-band CMOS injection-locked frequency doubler with differential input / output

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Monaco, E. ; Ist. Univ. di Studi Superiori (IUSS), Univ. di Modena e Reggio Emilia, Pavia, Italy ; Borgarino, M. ; Svelto, F. ; Mazzanti, A.

Frequency multipliers in CMOS are key blocks in new emerging applications at mu-waves and mm-waves. Classical solutions, in bipolar technology, exploit the steep non-linear I-V characteristic in order to generate output harmonics at multiples of the input signal frequency. This solution would lead to a very limited gain (or even loss) in CMOS. In this paper we propose a novel circuit topology where a differential pair, in push-push configuration, locks an LC oscillator over a wide frequency range. A behavioral model of the circuit is presented and simple design equations for locking range and output swing are derived. Prototypes, realized in a standard 0.13 mum CMOS technology, show 30% locking range around 13 GHz with 3 dBm input power. Suppression of the unwanted input signal and its 3rd harmonic is better than 45 dBc. Core power dissipation is 5.2 mW only, less than half compared with state of the art.

Published in:

Custom Integrated Circuits Conference, 2009. CICC '09. IEEE

Date of Conference:

13-16 Sept. 2009