Close category search window
 

Design-for-manufacturing features in nanometer logic processes - a reverse engineering perspective

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
James, D. ; Chipworks Inc., Ottawa, ON, Canada

The first decade of the new millennium has seen the introduction of a suite of production disciplines known collectively as design for manufacturability (DFM). While there has been no formal definition of DFM, we can regard it broadly as the techniques used to co-optimise design, layout, and processing to reduce variability and improve manufacturing parameters, with the aim of increasing yield and reliability. Retrospectively, we can view design rule checking, and the dummy features used to improve CMP, as early forms of DFM. However, the changes in process and the introduction of new materials in the latest product generations have presented huge challenges to the industry and forced a closer integration of design, layout, process, and manufacturing within and across companies the tribal boundaries are disappearing! Chipworks, as a supplier of competitive intelligence to the semiconductor and electronics industries, monitors the evolution of chip technologies as they come into commercial production. Chipworks has obtained parts from the leading edge manufacturers, and performed structural and layout analyses to examine the features and manufacturing processes of the devices. This paper illustrates some of the different layout features we have interpreted as examples of DFM in some 65 and 45-nm products analyzed in the last few years.

Published in:
Custom Integrated Circuits Conference, 2009. CICC '09. IEEE

Date of Conference: 13-16 Sept. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.