Cart (Loading....) | Create Account
Close category search window

A 6b 3GS/s flash ADC with background calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kijima, M. ; Fujitsu VLSI Ltd., Kasugai, Japan ; Ito, K. ; Kamei, K. ; Tsukamoto, S.

A 6b 3GS/s flash ADC is implemented in a 90 nm CMOS process. The proposed ADC is based on an interpolating flash architecture without a T/H. To overcome the offset mismatch among comparators, an interleaved offset-calibration system is applied. Each 1-bit interpolating unit consisting of two preamplifiers and three comparators takes turns at offset calibration in the background. The ADC achieves the ENOB of 5.8 bit at 3GS/s and the ERBW of 500 MHz while consuming 90 mW from a 1.2 V supply. The ADC occupies a 0.28 mm2 area.

Published in:

Custom Integrated Circuits Conference, 2009. CICC '09. IEEE

Date of Conference:

13-16 Sept. 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.