By Topic

A 6b 3GS/s flash ADC with background calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Masashi Kijima ; Fujitsu VLSI Ltd. Kasugai Japan ; Kenji Ito ; Kuniyoshi Kamei ; Sanroku Tsukamoto

A 6b 3GS/s flash ADC is implemented in a 90 nm CMOS process. The proposed ADC is based on an interpolating flash architecture without a T/H. To overcome the offset mismatch among comparators, an interleaved offset-calibration system is applied. Each 1-bit interpolating unit consisting of two preamplifiers and three comparators takes turns at offset calibration in the background. The ADC achieves the ENOB of 5.8 bit at 3GS/s and the ERBW of 500 MHz while consuming 90 mW from a 1.2 V supply. The ADC occupies a 0.28 mm2 area.

Published in:

2009 IEEE Custom Integrated Circuits Conference

Date of Conference:

13-16 Sept. 2009