By Topic

A 64-PE folded-torus intra-chip communication fabric for guaranteed throughput in Network-on-Chip based applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Phi-Hung Pham ; Korea Univ., Seoul, South Korea ; Phuong Mau ; Chulwoo Kim

This paper presents the design of a 64-PE folded-torus intra-chip communication fabric used to provide guaranteed throughput in terms of dead- and live-lock free and in-order data delivery, which is suitable for NoC-based real-time processing applications. A test chip using the proposed intra-chip communication fabric designed to integrate 64 RISC-based processing elements is fabricated in 1P6M 0.13 mum CMOS technology with 23 mm2 die area. At room temperature, the measured peak power (all PE-tiles activated) of the test chip is 200 mW @ 128 MHz at 1.2 Vcc. The intra-chip network consuming 9. 4% the chip area and 18% of the total chip power can provide a maximum bisection bandwidth of 44.6 Gb/s with an approximate energy per transported bit of 0.14 pJ/bit/hop.

Published in:

Custom Integrated Circuits Conference, 2009. CICC '09. IEEE

Date of Conference:

13-16 Sept. 2009