By Topic

Design and Performance of a DNW CMOS Active Pixel Sensor for the ILC Vertex Detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Traversi, G. ; Dipt. di Ing. Ind., Univ. di Bergamo, Dalmine, Italy ; Bulgheroni, Antonio ; Caccia, M. ; Jastrzab, M.
more authors

The SDR0 (Sparsified Digital Readout) prototype is a proof-of-principle design which is aimed at studying the feasibility of pixel level sparsified digital readout in CMOS MAPS matching the requirements for the Vertex Detector at the International Linear Collider. The deep n-well (DNW) available in deep sub-micron CMOS processes is used to collect the charge released in the substrate, and signal processing is performed by a classical optimum amplifying stage for capacitive detectors. The chip has been designed in a 130 nm triple-well CMOS process and fabricated by STMicroelectronics. This first prototype includes a 16 times 16 DNW-MAPS matrix with sparsified readout architecture, an 8 times 8 matrix with digital output and selectable access to the analog output in each cell, and a 3 × 3 matrix with all the analog outputs available at the same time. The analog front-end has been characterized and the digital readout circuits have been successfully tested at frequencies up to 50 MHz. The circuit design and the performance of SDR0 are discussed in this paper.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:56 ,  Issue: 5 )