Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

A simulation-based protocol-driven scan test design rule checker

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pitty, E.B. ; Synopsys Inc., Mountain View, CA, USA ; Martin, D. ; Ma, H.-K.T.

The test protocol for a serial scan design comprises the serial scan-in, parallel measure & capture, and serial scan-our operations. Through symbolic simulation of the protocol, compliance with scan design rules can be verified. For example, simulation of the scan-in operation should establish an arbitrary known state in all sequential cells within the design. A cell whose state is not controllable represents a design rule violation. This approach is both more flexible and more robust than previous work, and addresses current issues with the integration of internal scan and boundary scan. Further, the approach links the tasks of design rule checking and the formatting of the output of Automatic Test Pattern Generation (ATPG) into a scan test program. This approach has been applied successfully to a wide variety of designs, up to 700 K gates

Published in:

Test Conference, 1994. Proceedings., International

Date of Conference:

2-6 Oct1994