By Topic

A Simple Test Structure for Directly Extracting Substrate Network Components in Deep n-Well RF-CMOS Modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jun Liu ; Key Lab. for RF Circuits & Syst. of the Minist. of Educ., Hangzhou Dianzi Univ., Hangzhou, China ; Lingling Sun ; Liheng Lou ; Huang Wang
more authors

A simple test structure is proposed for accurately extracting the substrate network parameters of a radio-frequency MOSFET with deep n-well implantation from two-port measurements. The test structure with the source, drain, and gate terminals all connected together is used as port one, while the bulk terminal as port two, making the substrate network distinctly accessible in measurements. A methodology is developed to directly extract the parameters for the substrate network from the measured data. The method is further verified by the excellent match between the measured and simulated output admittances on the extracted parameters for a 16-finger nMOSFET of common-source configuration operated in different bias conditions.

Published in:

Electron Device Letters, IEEE  (Volume:30 ,  Issue: 11 )