By Topic

A new power grid optimization algorithm based on manufacturing cost restriction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hayashi, T. ; Dept. VLSI Syst. Design, Ritsumeikan Univ., Kusatsu, Japan ; Fukui, M. ; Tsukiyama, S.

Power grid optimization is required to minimize the risks of timing error by IR drop, defects by electro migration (EM), and manufacturing cost by the chip size. We propose a new approach by observing the direct objectives of manufacturing cost, and timing error risk. The optimization is executed in early phase of the physical design, and the purpose is to find the rough budget of decoupling capacitors that may cause block size increase. This approach enables selection of a cost sensitive result or a performance sensitive result.

Published in:

Circuit Theory and Design, 2009. ECCTD 2009. European Conference on

Date of Conference:

23-27 Aug. 2009