By Topic

A low-power, 32-bit RISC processor with signal processing capability and its multiply-adder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
K. Nadehara ; Inf. Technol. Res. Lab., NEC Corp., Kawasaki, Japan ; M. Hayashida ; I. Kuroda

A 500 mW, 100 MHz, 32-bit RISC microprocessor, designed for software signal processing is described. Its signal processing oriented instruction set includes fast integer/fixed-point multiply/multiply-accumulate instructions, minimum/maximum instructions and conditional branch instructions with prediction etc. The processor integrates a 200 MHz, 32-bit compact multiply-adder with a parallel overflow detector in its pipeline to achieve peak signal processing performance of 200 MOPS. Through the employment of this fast multiply-adder, this microprocessor is able to obtain higher signal processing performance than other RISC processors

Published in:

VLSI Signal Processing, VIII, 1995. IEEE Signal Processing Society [Workshop on]

Date of Conference:

16-18 Oct 1995