By Topic

A built-in self-test design with low power consumption based on genetic algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Enmin Tan ; Sch. of Electron. Eng., Guilin Univ. of Electron. Technol., Guilin, China ; Li Wang

A low peak power consumption built-in self-test (BIST) design based on genetic algorithm (GA), which is denoted by GAITPG, has been proposed in our previous study. This paper presents an improved performance of GAITPG, which also aims at the reduction of the changes between successive test patterns. (m-1) vectors were inserted between two successive n-bit pseudorandom test patterns generated by the original linear feedback shifted register (LFSR), while m and the element of groups were optimized by GA. Experimental results based on ISCAS'85 benchmark circuits show that the test pattern generator (TPG) with low power consumption proposed in this paper is efficient, without losing stuck-at fault coverage. Also, a comparison of reduction of power consumption between GAITPG and other scheme (such as inserted TPG (ITPG)) was reported.

Published in:

Electronic Measurement & Instruments, 2009. ICEMI '09. 9th International Conference on

Date of Conference:

16-19 Aug. 2009