By Topic

Calibration method of teradyne J750 SOC test system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Han Wang ; China Electron. Standardization Inst., Beijing, China ; Zhao Zhao ; Rongxin Xing ; Jie Li

The Teradyne model J750 System on Chip (SOC) test system is one of the most important Integrated Circuit(IC) test systems and used widely in the semiconductor manufacture. The J750 is a 512 or 1024 channel test system, contained entirely in the test head. It is difficult to find if the accuracy of J750 is controlled during the maximum permissible error, since the function and the structure of J750 is complicated and the specification of J750 includes many parameters. In this paper, a calibration method of J750 SOC test system described here resolved the traceability problem of J750, and it is also a recommended calibration method of other SOC test system, such as Teradyne Flex, Verigy 93K, Credence Sapphire, etc.

Published in:

Electronic Measurement & Instruments, 2009. ICEMI '09. 9th International Conference on

Date of Conference:

16-19 Aug. 2009