By Topic

Design and implementation of an improved 3G turbo codes interleaver for 3GPP system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xianhua Yin ; School of Electronic Engineering, Guilin University of Electronic Technology, Guilin, China ; Jianqiang Liu

Interleaver is important part in turbo encoder and decoder. The special third generation (3G) interleaver had been included in the released 3rd Generation Partnership Project (3GPP) specification and standard. The complex interleaver algorithm is described first. Then Verilog HDL Implementation of an improved interleaver is presented. By using RAM block, interleaver algorithm is transformed to address controlling of RAM reading and writing in order to simplify interleave process. It shows that encoding and decoding delay can be shorted effectively. The design was proved correctly by experiment and had been made use of in turbo encoder and decoder as a module.

Published in:

Electronic Measurement & Instruments, 2009. ICEMI '09. 9th International Conference on

Date of Conference:

16-19 Aug. 2009