Cart (Loading....) | Create Account
Close category search window
 

Proceedings of EURO-DAC. European Design Automation Conference

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

The following topics were dealt with: system-level synthesis; information modelling; timing issues in synthesis; placement and routing; different aspects of testability improvements; architectural synthesis; partitioning and floorplanning; simulation and partitioning of hardware/ software systems; fault modeling and delay testing; analogue and timing modelling; ATPG and speed-up techniques; simulation and debugging of system descriptions; logic synthesis and optimization; framework architectures; hardware/software system design; EMC and thermal effects; new ideas in synthesis; simulation; formal methods; language development; behavioural synthesis from VHDL; design techniques; system-level design; modeling; and verification and validation

Published in:

Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC '95., European

Date of Conference:

18-22 Sept. 1995

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.