By Topic

A fault-tolerant architecture for ATM networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chi-Chun Lo ; Inst. of Inf. Manage., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Chen-Yu Chiu

The asynchronous transfer mode (ATM) is the transfer mode recommended for B-ISDN by CCITT. In this paper, we propose a self-routing fault-tolerant switching architecture for ATM networks. The proposed architecture uses subswitches and extra links to provide many alternative paths, and hence can tolerate multiple faults. Analytical results show that the number of redundant paths increases exponentially as the size of the network increases. A simulation model is developed to study both the reliability and She performance of the proposed architecture. Reliability analysis shows that this architecture has a much higher fault tolerance than the fault-tolerant ATM networks found in the literature. In addition, the extra paths can be used to route cells when internal cell contention occurs in switching elements. Simulation results also indicate that the proposed architecture maintains a high throughput with acceptable cell delay time, even when the number of faulty components increases

Published in:

Local Computer Networks, 1995., Proceedings. 20th Conference on

Date of Conference:

16-19 Oct 1995