Skip to Main Content
In this paper, the technological steps specifically developed for 3D integration of a set top box demonstrator will be presented (figure 1). The integration flow is based on a 45nm node technology top chip stacked on a 130nm node technology active bottom wafer. This flow needed to develop specific wafer level packaging technologies such as: Top & bottom chips interconnections; Temporary bonding and debonding of bottom wafer; High aspect ratio TSV's designed into the bottom wafer; Backside interconnections for subsequent packaging step; Top chip stacking on bottom wafer In this paper, the complete process flow will be presented. Then, a technical focus will be done on the most important process steps for the 3D integration. The preliminary electrical results of the demonstrator will be discussed. Finally, some prospects for 3D integration technologies and applications will be proposed.
Date of Conference: 15-18 June 2009