By Topic

A new method to fabricate sidewall insulation of TSV using a parylene protection layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ming Ji ; Peking University Shenzhen Graduate school, Shenzhen, 518055, P. R. China ; Yunhui Zhu ; Shenglin Ma ; Xin Sun
more authors

This paper focused on the process of forming sidewall insulation of through silicon via (TSV) which was a challenging bottleneck in 3D integration technologies. In traditional way, etching silicon oxide on via bottom would reduce the thickness of sidewall insulation layer inevitably, which might lead to the failure of TSV sidewall insulation and electrical interconnection characteristic. In this paper, the parylene-C (called parylene herein) film was used to cover the silicon oxide of via in the anisotropic etching process, which prevented the silicon oxide at the sidewall from being etched. Using this method, a well sidewall insulation layer was fabricated successfully. The sidewall thickness of oxide layer gained 0.93 mum, 0.49 mum, and 0.40 mum at the top part, middle part of the via and the via-base respectively after etching process.

Published in:

Electronic Packaging Technology & High Density Packaging, 2009. ICEPT-HDP '09. International Conference on

Date of Conference:

10-13 Aug. 2009