Cart (Loading....) | Create Account
Close category search window
 

Board level drop impact reliability analysis for compliant wafer level package through modeling approaches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chaoping Yuan ; Sch. of Mech. & Electron. Eng., Guilin Univ. of Electron. Technol., Guilin, China ; Pan, K.L. ; Weiyang Qiu ; Jing Liu

Board level solder joint reliability performance during drop test is a critical concern to semiconductor and electronic product manufacturers. In this paper, a new compliant Wafer Level Package technology is proposed which can accommodate the CTE mismatch between the chip and PCB substrate and consequently should be more reliable without the application of underfill. The purpose of this study is to explore the solder joint reliability of the new compliant WLP during drop impact and optimize the design of compliant lead. The input acceleration (Input-G) method is applied to simulate the exact drop test process subjected to JEDEC board level drop test conditions. Several types of compliant lead shape with different sizes are studied by comparing and analyzing the dynamic responses of CWLP solder joints under board level drop test, the copper trace reliability of these types CWLP are compared, further more, the optimal parameters of the compliant lead are confirmed by design of experiment (DOE). The board level drop test simulation illustrated the ability of the compliant Wafer Level Package to reduce the stress in the solder interconnects. It is observed that the highest stress appears in the copper trace, while copper trace can flex and effectively absorb the stress between the chip and the bump pad. This in turn will lead to an increase in the reliability of the assembly.

Published in:

Electronic Packaging Technology & High Density Packaging, 2009. ICEPT-HDP '09. International Conference on

Date of Conference:

10-13 Aug. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.