By Topic

A new evolutionary hardware system using FPGAS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yan Sheng-Li ; Dept. of Electron. Inf. Eng., Zhongshan Polytech., Zhongshan, China ; Chen Yue ; Pu Qing-Min

This paper presents an implementation of evolutionary algorithm using a field programmable gate array. This novel implementation uses a high level language to hardware compilation system, called Handel-C, to produce a field programmable logic array capable of performing all the functions required of the evolutionary algorithm. EAFPGA uses Xilinx's JbitsTM interface to control the generation of bit stream configuration data and the XHWIF portable hardware interface to communicate with a variety of commercially available FPGA-based hardware. EAFPGA, JBits, and XHWIF are currently being ported to the Xilinx VirtexTM family of devices, which will provide greatly, increased reconfiguration speed and circuit density.

Published in:

Computing, Communication, Control, and Management, 2009. CCCM 2009. ISECS International Colloquium on  (Volume:3 )

Date of Conference:

8-9 Aug. 2009