By Topic

A unified approach to the approximate symbolic analysis of large analog integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qicheng Yu ; Crystal Semicond. Corp., Nashua, NH, USA ; Sechen, C.

This paper describes a unified approach to the approximate symbolic analysis of large linearized analog circuits in the complex frequency domain. It combines two new approximation-during-computation strategies with a variation of the classical two-graph tree enumeration method. The first strategy is to generate common trees of the two-graphs, and therefore the product terms in the symbolic network function, in the decreasing order of magnitude. This is made possible by our algorithm for generating color-constrained spanning trees in the order of weight. It avoids the burden of computing all the product terms only to find most of them numerically negligible. The second approximation strategy is the sensitivity-based simplification of two-graphs, which excludes from the two-graphs many of the insignificant circuit elements that have little effect on the network function being derived. It significantly reduces the complexity of the two-graphs before tree enumeration. Our approach is therefore able to symbolically analyze much larger analog integrated circuits than previously reported, using complete small signal models for the semiconductor devices. We show accurate yet reasonably sized symbolic network functions for integrated circuits with up to 39 transistors whereas previous approaches were limited to less than 15. For even larger circuits, the limit is imposed mainly by the interpretability of the generated symbolic network function

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:43 ,  Issue: 8 )