By Topic

Highly uniform SOI fabrication by applying voltage during KOH etching of bonded wafers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ogura, A. ; Microelectron. Res. Labs., NEC Corp., Ibaraki, Japan

Presents a new technique for thinning SOI bonded wafers by applying voltage during KOH etching. The SOI surface is etched by KOH, and voltage is applied between the supporting substrate and etchant. As a result, etching stops automatically at a certain thickness corresponding to the applied voltage. Conventional MIS etch stopping requires an additional electrode at the SOI surface, and also requires an extra process to provide good ohmic contact at the electrode. Moreover, as it is difficult to apply uniform voltage over a large area SOI active layer, an area with a diameter of only several millimeters can be thinned uniformly. Other techniques, such as scanning of limited area plasma etching and other etch stopping techniques have been proposed to make thin uniform SOI bonded wafers. Most of these techniques, however, involve relatively expensive processes such as plasma thinning, epitaxy and ion implantation. This paper proposes a low-cost etch stopping process for bonded SOI that allows variation of less than ±0.1 μm in 150mm φ wafers

Published in:

SOI Conference, 1995. Proceedings., 1995 IEEE International

Date of Conference:

3-5 Oct 1995