By Topic

Level-converter aware supply voltage scaling for reducing dynamic power dissipation in clocked sequential designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chabini, N. ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, ON, Canada

In this paper, we propose a mixed integer linear program (MILP) to solve the problem of optimal unification of low-supply-voltage assignment and retiming to reduce dynamic power dissipation under timing constrains for the case of clocked sequential digital designs. We address this problem at the system level where computational elements are multipliers and adders for instance. Assuming flip-flops are able to provide level-conversion from low to high supply voltage when this is needed, the proposed MILP optimally solves this problem without inserting level converters on wires that do not have registers on them. Experimental results have shown that this MILP can produce designs with reduced dynamic power dissipation.

Published in:

Multimedia Computing and Systems, 2009. ICMCS '09. International Conference on

Date of Conference:

2-4 April 2009