Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

VLSI architecture design for Inverse-CABAC on H.264 Decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Adiono, T. ; Sch. of Electr. Eng. & Inf., Inst. Teknol. Bandung, Bandung, Indonesia ; Maria, A.K. ; Hamidah, A.S.

This paper describes architecture design for inverse-CABAC which is used for decoding entropy on H.264 decoder. The architecture design refer to JM 11.0 program in C language that was designed by Joint Video Team from MPEG and ITU. This reference program also produces test vectors as a reference input and output for verification purposes. The result of the inverse CABAC module proves that system functionality is verified. The design has also successfully synthesized with the FPGA device target, which is Virtex-4 XC4VSX35-10F668. The design has 278749 equivalent gate counts with the maximum working frequency is 118 MHz. For 100 MHz working frequency, the Inverse CABAC design has 10,43 Mbps throughput.

Published in:

Electrical Engineering and Informatics, 2009. ICEEI '09. International Conference on  (Volume:02 )

Date of Conference:

5-7 Aug. 2009