By Topic

Efficient Temporal Blocking for Stencil Computations by Multicore-Aware Wavefront Parallelization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gerhard Wellein ; Erlangen Regional Comput. Center (RRZE), Univ. of Erlangen-Nuremberg, Erlangen, Germany ; Georg Hager ; Thomas Zeiser ; Markus Wittmann
more authors

We present a pipelined wavefront parallelization approach for stencil-based computations. Within a fixed spatial domain successive wavefronts are executed by threads scheduled to a multicore processor chip with a shared outer level cache. By re-using data from cache in the successive wavefronts this multicore-aware parallelization strategy employs temporal blocking in a simple and efficient way. We use the Jacobi algorithm in three dimensions as a prototype or stencil-based computations and prove the efficiency of our approach on the latest generations of Intel's times86 quad- and hexa-core processors.

Published in:

2009 33rd Annual IEEE International Computer Software and Applications Conference  (Volume:1 )

Date of Conference:

20-24 July 2009