By Topic

Test-point condensation in the diagnosis of digital circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Fox, J.R. ; University of Essex, Department of Electrical Engineering Science, Colchester, UK

The paper shows how simple circuitry can be used to combine test points leading to far fewer points to be observed, while still retaining the full ability to detect faults. Rules are laid down for the design of this circuitry that depend on the relationship between the test points. Practical examples are given of circuits for condensing test points for a number of different circumstances. Finally, it is shown how the adequate testing of this additional condensing circuitry can be ensured.

Published in:

Electrical Engineers, Proceedings of the Institution of  (Volume:124 ,  Issue: 2 )