Processor architecture model for fuzzy control

In this paper, the architecture of a fuzzy processor intended for high-speed control applications is described. Its main advantage is the inference speed that does not depend on the number of used inputs and rules. This is accomplished by the usage of content addressable memory as a rule set storage. The proposed architecture was simulated and the simulation results give the inference speed of about 200 KFLIPS.