By Topic

Compiler framework for reconfigurable computing system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chongyong Yin ; Tsinghua Nat. Lab. for Inf. Sci. & Technol., Tsinghua Univ., Beijing, China ; Shouyi Yin ; Leibo Liu ; Shaojun Wei

A C compiler framework for reconfigurable computing system (RCS) is proposed to compile the applications written in high-level programming languages. The compiler extracts the data parallelism at instruction level in a given application, and produces the DFG generation, template automatically generating, template scheduling and mapping phase to generate configuration code for RCS. Experiment on a real multimedia application shows that, compared with NAPA C, SA-C, the proposed compiler can speedup the application by leveraging the RCA without the knowledge about physical level. Moreover, this compiler does not require the programmer to start with a specific parallel programming language, and possess more universal and flexible than Chimaera C compiler, and Garp C compiler.

Published in:

Communications, Circuits and Systems, 2009. ICCCAS 2009. International Conference on

Date of Conference:

23-25 July 2009