By Topic

Exploiting power-area tradeoffs in High-Level Synthesis through dynamic functional unit allocation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Feng Wu ; Sch. of Comput. Sci. & Technol., Wuhan Univ. of Technol., Wuhan, China ; Ning Xu ; Junbo Yu ; Fei Zheng
more authors

The increasing power consumption levels of integrated circuits (ICs) have become a major concern of the semiconductor industry. Excessive power dissipation causes overheating, which can lead to soft errors or permanent damage. It also limits battery life in portable equipments. High power consumption can be reduced by properly increasing area. However, arbitrarily large area, namely high number of functional unit (FU) in high-level view, dramatically increases IC cost. This paper describes a new dynamic-power aware High Level Synthesis (HLS) data path approach that considers dynamic FU allocation whilst attempting to minimize area, power, or make a tradeoff between them. The experimental results have shown that when the area is nearly same, our approach delivers a 5.99% reduction in power consumption. And when the power consumption is nearly same, a 11.81% reduction in total FU area is got. The optimal power-area tradeoffs values can be obtained by adjusting power and area ratios.

Published in:

Communications, Circuits and Systems, 2009. ICCCAS 2009. International Conference on

Date of Conference:

23-25 July 2009