Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

3D technology based circuit and architecture design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yi-Chang Lu ; Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan

Package stacking, die stacking, wafer stacking, and device stacking are the four different types of three dimensional (3D) technology. Except for package stacking, the other three stacking techniques require special considerations when designing circuits and systems. In this paper, different stacking techniques will first be reviewed, followed by an introduction to the possible applications for 3D circuits and systems, including sensor systems, processor-memory systems, Network-on-Chip designs, and Field-Programmable Gate Arrays. The paper will also provide key design considerations in 3D circuits and systems, and use a sensor system as an example to summarize 3D design issues discussed.

Published in:

Communications, Circuits and Systems, 2009. ICCCAS 2009. International Conference on

Date of Conference:

23-25 July 2009