By Topic

Design techniques of P-Type CMOS circuits for gate-leakage reduction in deep sub-micron ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Weiqiang Zhang ; Fac. of Inf. Sci. & Technol., Ningbo Univ., Ningbo, China ; Linfeng Li ; Jianping Hu

With rapid technology scaling, the proportion of the static power catches up with dynamic power gradually. To decrease leakage power is becoming more and more important in low-power design. Base on the pact that PMOS transistors have an order of magnitude smaller gate leakage than NMOS ones, p-type complementary pass-transistor logic (P-CPL) and p-type differential cascade voltage switch logic (P-DCVSL) are proposed to reduce the static power in this paper. For an example, two full adders based on P-CPL and P-DCVSL circuits are verified. All circuits are simulated using 130 nm, 65 nm and 32 nm CMOS processes. Their delay, power, and PDP are compared. Simulation results show that the P-CPL full adder consumes about 60%-80% of the dissipated energy of the static CMOS and CPL ones at 200 MHz. The P-DCVSL full adder consumes 80%-90% of the dissipated energy of the DCVSL one at 200 MHz.

Published in:

Circuits and Systems, 2009. MWSCAS '09. 52nd IEEE International Midwest Symposium on

Date of Conference:

2-5 Aug. 2009