By Topic

High-performance and low-bandwidth architecture of H.264 motion estimation circuit for 1080HD video

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Soojin Kim ; Dept. of Electron. & Inf. Eng., Hankuk Univ. of Foreign Studies, Yongin, South Korea ; Hoyoung Chang ; Seonyoung Lee ; Kyeongsoon Cho

This paper presents a high-performance and low-bandwidth architecture of H.264 integer-pixel motion estimation circuit for 1080HD video. The proposed circuit supports 7 kinds of variable block sizes and generates 41 motion vectors. We propose a new motion estimation algorithm and circuit architecture to improve the processing speed and reduce the memory bandwidth. The implemented circuit based on the proposed algorithm and architecture can process 60 image frames per second for 1080HD video at the operating frequency of 45.5 MHz with smaller bandwidth requirement compared to other approaches.

Published in:

Circuits and Systems, 2009. MWSCAS '09. 52nd IEEE International Midwest Symposium on

Date of Conference:

2-5 Aug. 2009