By Topic

Phased set associative cache design for reduced power consumption

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Rajesh Kannan Megalingam ; Department of Electronics and Communication Engineering, Amrita School Of Engineering, Amritapuri, India ; K. B Deepu ; Iype P. Joseph ; Vandana Vikram

In this paper, improvised versions of the set associative cache accessing technique have been proposed to reduce the power consumption. In phased cache the cache-access process is divided into two phases. In the first phase all the tag in the set are examined in parallel. In the next phase, if there is a hit, then a data access is performed for the hit way. The average energy consumption is reduced as we are not accessing the data together with tag in each phase. Behavioral implementation of these mechanisms was carried out using Verilog HDL. Synthesis of the design was done in Xilinx 10.1. The Xilinx Xpower analyzer is used to find the power consumption. The results show an average of 41% reduction in power consumption as compared to the conventional sequential set associative cache and an average of 21% power reduction as compared to conventional parallel set associative cache architecture.

Published in:

Computer Science and Information Technology, 2009. ICCSIT 2009. 2nd IEEE International Conference on

Date of Conference:

8-11 Aug. 2009