By Topic

Self-Consistent SchrÖdinger–Poisson Simulations on Capacitance–Voltage Characteristics of Silicon Nanowire Gate-All-Around MOS Devices With Experimental Comparisons

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
S. K. Chin ; Inst. of High Performance Comput., Agency for Sci., Technol. & Res. (A*STAR), Singapore, Singapore ; Valeri Ligatchev ; Subhash C. Rustagi ; Hui Zhao
more authors

We simulate room temperature capacitance-voltage characteristics of silicon (Si) nanowire gate-all-around MOS structures with radius les 10 nm using a self-consistent Schrodinger- Poisson solver in cylindrical coordinates with full treatment of the transverse quantum confinement. In this paper, we compare our simulation results with the latest capacitance measurements on single Si nanowire pMOS and nMOS devices in the subfemtofarad range. We also propose to probe the density-of-states features of the Si channel from the capacitance-voltage characteristics at room temperature measurements using dC/dV dependence and illustrate the idea by employing the latest measurements, our quantum and Medici (Synopsys) simulations, as well as a simplified analytical model.

Published in:

IEEE Transactions on Electron Devices  (Volume:56 ,  Issue: 10 )