Close category search window
 

Statistical Pattern Recognition and Built-in Reliability Test for Feature Extraction and Health Monitoring of Electronics Under Shock Loads

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lall, P. ; Dept. of Mech. Eng., Auburn Univ., Auburn, AL, USA ; Choudhary, P. ; Gupte, S. ; Hofmeister, J.

The built-in stress test (BIST) is extensively used for diagnostics or identification of failure. The current version of BIST approach is focused on reactive failure detection and provides limited insight into reliability and residual life. A new approach has been developed to monitor product-level damage during shock and vibration. The approach focuses on the pre- failure space and methodologies for quantification of failure in electronic equipment subject to shock and vibration loads using the dynamic response of the electronic equipment. The presented methodologies are applicable at the system level for the identification of impending failures to trigger repair or replacement significantly prior to failure. Leading indicators of shock-damage have been developed to correlate with the damage initiation and progression in shock and drop of electronic assemblies. Three methodologies have been investigated for feature extraction and health monitoring including development of a new solder- interconnect built-in reliability test, FFT-based statistical-pattern recognition, and time-frequency moments based statistical pattern recognition. The solder-joint built-in reliability test has been developed for detecting high resistance and intermittent faults in operational, fully programmed field programmable gate arrays. Frequency band energy is computed using FFT and utilized as the classification feature to check for damage and failure in the assembly. In addition, the time-frequency analysis has been used to study the energy densities of the signal in both time and frequency domains, and provide information about the time evolution of frequency content of transient- strain signal. Closed-form models and explicit finite-element models have been developed for the eigen frequencies, mode shapes, and transient response of electronic assemblies with various boundary conditions and component placement configurations. Model predictions have been validated with experimental data fr- om modal analysis. Pristine configurations have been perturbed to quantify the degradation in confidence values with progression of damage. Sensitivity of leading indicators of shock damage to subtle changes in boundary conditions,effective flexural rigidity, and transient strain response has been quantified.

Published in:
Components and Packaging Technologies, IEEE Transactions on  (Volume:32 ,  Issue: 3 )

Date of Publication: Sept. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.