Techniques for yield enhancement of VLSI adders | IEEE Conference Publication | IEEE Xplore