By Topic

Variable-Latency Floating-Point Multipliers for Low-Power Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shiann-Rong Kuang ; Dept. of Comput. Sci. & Eng., Nat. Sun Yat-sen Univ., Kaohsiung, Taiwan ; Jiun-Ping Wang ; Hua-Yi Hong

This paper proposes a variable-latency floating-point multiplier architecture, which is compliant with IEEE 754-1985 and suitable for low-power applications. The architecture splits the significand multiplier into the upper and lower parts, and predicts the carry bit, sticky bit, and significand product from the upper part. In the case of correct prediction, the computation of lower part is disabled and the rounding operation is significantly simplified so that the floating-point multiplication can consume less power, and be completed early while maintaining the correct IEEE rounding and product. Experimental results show that the proposed multiplier can save respectable power and energy when compared to the fast multiplier at the expense of slight area and acceptable delay overheads.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:18 ,  Issue: 10 )