By Topic

Analysis and comparison of three implementation methodologies for high-resolution DPWM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yanxia Gao ; Sch. of Mech. & Electron. Eng. & Autom., Shanghai Univ., Shanghai, China ; Shaofeng Zhang ; Yanping Xu ; Shuibao Gao

Digital pulse-width modulator (DPWM) is a crucial module for digitally controlled switching mode power supply (SMPS). High-resolution DPWM must be implemented under a reasonable clock frequency in order to satisfy the precision of output voltage and avoid limit cycles. Three methodologies which are the delay-line method, the delta-sigma (Delta-Sigma) method and the Hybrid method are respectively used to realize an 11-bit resolution DPWM on FPGA with a 32 MHz hardware clock frequency in this paper. This paper introduces the basic principle of the three methodologies and analyzes the advantage and disadvantage of them. Finally, it gives the experimental results of a digitally controlled SMPS system consisting of a synchronous buck converter and above DPWM, and compares the effects of the three methodologies on steady-state and dynamic performance.

Published in:

Power Electronics Systems and Applications, 2009. PESA 2009. 3rd International Conference on

Date of Conference:

20-22 May 2009