By Topic

Hardware implementation of a high speed floating point multiplier based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Gong Renxi ; Sch. of Electr. Eng., Guangxi Univ., Nanning, China ; Zhang Shangjun ; Zhang Hainan ; Meng Xiaobi
more authors

The hardware implementation of a high speed floating point multiplier with pipeline architecture based on FPGA is presented in the paper. In the design of the floating point multiplier, the utilization of a new radix-4 booth's encoding algorithm, the improved 4:2 compression structure and summation circuit is made to implement the compression of the partial products, and the sum and carry vectors are added by a final carry look-ahead adder to obtain the product. The timing simulation results show that the floating point multiplier can be steadily run at the frequency of 80 MHz. The multiplier has been adopted in the FFT processor successfully.

Published in:

Computer Science & Education, 2009. ICCSE '09. 4th International Conference on

Date of Conference:

25-28 July 2009