By Topic

High speed energy efficient ALU design using Vedic multiplication techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ramalatha, M. ; Dept. of Electron. & Commun. Eng., Karpaga Vinayaga Coll. of Eng. & Technol., Chennai, India ; Dayalan, K.D. ; Dharani, P. ; Priya, S.D.

The ever increasing demand in enhancing the ability of processors to handle the complex and challenging processes has resulted in the integration of a number of processor cores into one chip. Still the load on the processor is not less in generic system. This load is reduced by supplementing the main processor with co-processors, which are designed to work upon specific type of functions like numeric computation, signal processing, graphics etc. The speed of ALU depends greatly on the multiplier. In algorithmic and structural levels, numerous multiplication techniques have been developed to enhance the efficiency of the multiplier which concentrates in reducing the partial products and the methods of their addition but the principle behind multiplication remains the same in all cases. Vedic Mathematics is the ancient system of mathematics which has a unique technique of calculations based on 16 Sutras. Employing these techniques in the computation algorithms of the coprocessor will reduce the complexity, execution time, area, power etc. Though there are many sutras employed to handle different sets of numeric, exploring each one gives new results. Our work has proved the efficiency of Urdhva Triyagbhyam-Vedic method for multiplication which strikes a difference in the actual process of multiplication itself. It enables parallel generation of intermedUrdhvaiate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm with processors,the compatibility to different data types. This sutra is to be used to build a high speed power efficient multiplier in the coprocessor.

Published in:

Advances in Computational Tools for Engineering Applications, 2009. ACTEA '09. International Conference on

Date of Conference:

15-17 July 2009