By Topic

False lock to phase lock bifurcation in a PLL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Stensby, J. ; Dept. of Electr. & Comput. Eng., Alabama Univ., Huntsville, AL, USA

New results are given on the phenomenon of false lock in second order, type-I phase-locked loops (PLLs). Of interest here is the behavior of a stable false lock state as a function of closed-loop gain, and the value of gain at which this state undergoes bifurcation and the loop locks-up. The results show that the DC component in the output of the loop's quadrature detector is proportional to a characteristic exponent of a variational equation obtained from the PLL's dynamics. This DC component can be used to determine how near the false-locked loop is to achieving phase lock. A numerical method is given for calculating the value of closed-loop gain at which false lock breaking bifurcation takes place and phase lock-up occurs. The results are applied to a simple example, and a comparison is made with an existing approximate method

Published in:

System Theory, 1993. Proceedings SSST '93., Twenty-Fifth Southeastern Symposium on

Date of Conference:

7-9 Mar 1993