By Topic

A Low Power, Scalable, DAC Architecture for Liquid Crystal Display Drivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Knausz, I. ; Nat. Semicond. Corp., Santa Clara, CA, USA ; Bowman, R.J.

The proliferation of portable electronic products such as cellular telephones and personal digital assistants has created a high demand for small format liquid crystal displays (LCD) with increasing bit resolution. The electronic drivers for these display applications must adhere to stringent power and area budgets. This paper describes a low-power, area efficient, scalable, digital-analog conversion (DAC) integrated circuit architecture optimized for driving small format LCDs. A 12 channel, 9-bit DAC driver based on this architecture, implemented in 0.5 mum CMOS technology and suitable for 1/4 VGA resolution displays, exhibited a 2 MSPS conversion rate, 252 muW power dissipation per channel using a 5 V supply, and a per DAC die area of 0.042 mm2. This performance sets a new standard for DAC display drivers in joules per bit areal density at less than 0.58 pJ per bit per mm2 .

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:44 ,  Issue: 9 )