By Topic

Power and area reduction using carbon nanotube bundle interconnect in global clock tree distribution network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yuan Xie ; Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA, USA ; Eachempati, S. ; Yanamandra, A. ; Narayanan, V.
more authors

The gigahertz frequency regime together with the rising delay of on-chip interconnect and increased device densities, has resulted in aggravating clock skew problem. Skew and power dissipation of clock distribution networks are key factors in determining the maximum attainable clock frequency as well as the chip power consumption. The traditional skew balancing schemes incur additional cost of increased area and power. In this paper, we propose a novel skew reduction mechanism using dissimilar interconnect materials for balancing the non-uniform loads in a clock network. Single walled carbon nanotube (SWCNT) bundles have been shown to have high electrical conductivity for future process technology nodes. We design a H-tree clock network made up of both SWCNT bundles and copper interconnect at 22 nm technology node. Our experiments show that such a network saves an average of 65% in area and 22% of power over a pure copper distribution network.

Published in:

Nanoscale Architectures, 2009. NANOARCH '09. IEEE/ACM International Symposium on

Date of Conference:

30-31 July 2009