By Topic

Architecture level design space exploration of superscalar processor for multimedia applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abdur Rahman M. Maud ; Department of Computer Science and Engineering, Lahore University of Management Sciences, Sector-U, D.H.A., 54792, Pakistan ; Shahid Masud ; Rehan Ahmed

In this paper, a variant of simulated annealing optimization has been used to derive a power efficient general purpose superscalar processor based on ARM Instruction Set Architecture. SimpleScalar architecture toolset in tandem with power estimation extension Wattch has been used for design space exploration. The use of common open source tools and models makes it easy to adapt the technique for other applications and architectures. MPEG2 decoder of the MPEG Software Simulation Group along with MP3 and JPEG decoders of MiBench Benchmark suite have been used to guide the architecture exploration. The optimization achieves an improvement in power of up to 50% for MPEG and JPEG decoders. The low transistor count and the ability of the optimum configuration to support complex real time multimedia standards makes it suitable for emerging handheld devices.

Published in:

Performance Evaluation of Computer & Telecommunication Systems, 2009. SPECTS 2009. International Symposium on  (Volume:41 )

Date of Conference:

13-16 July 2009