By Topic

An Idealized Over-All Error-Correcting Digital Computer Having Only an Error-Detecting Combinational Part

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
William L. Kilmer ; Dept. of Electrical Engineering, Montana State College, Bozeman, Mont.

The block diagram of an idealized over-all error-correcting digital computer is presented. This computer has the property that during each unit time interval, it can correct the effects of a specific maxium number of transient-type component failures which might occur anywhere within it. Yet, all its combinational logic circuitry is only of the error-detecting type. The corresponding reduction in equipment that this design feature makes possible is achieved at the expense of the computer's having to sit idle during a large percentage of those time intervals in which component failures occur. In a sense, therefore, the computer utilizes a great deal of time-domain redundancy as well as equipment-domain redundancy. This paper discusses some of the design requirements that are involved in using this type of redundancy structure.

Published in:

IRE Transactions on Electronic Computers  (Volume:EC-8 ,  Issue: 3 )