By Topic

A VLSI fuzzy logic controller with reconfigurable, cascadable architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Watanabe, H. ; Dept. of Comput. Sci., North Carolina Univ., Chapel Hill, NC, USA ; Dettloff, W.D. ; Yount, K.E.

A general-purpose fuzzy logic inference engine for real-time control applications, designed and fabricated in a 1.1-μm, 3.3-V, double-level-metal CMOS technology, is discussed. Up to 102 rules are processed in parallel with a single 688 K transistor device. Features include a dynamically reconfigurable and cascadable architecture, TTL-compatible host interface, laser-programmable redundancy, a special mode for testability, RAM rule storage, and on-chip fuzzification and defuzzification

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:25 ,  Issue: 2 )