By Topic

An Investigation of Fault Tolerance Behavior of 32-Bit DLX Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yaghini, P.M. ; Dept. of Comput. Eng. & Inf. Technol., Amirkabir Univ. of Technol., Tehran, Iran ; Zarandi, H.R. ; Eghbal, A. ; Jafarzadeh, A.
more authors

This paper presents a study of fault tolerance behavior of a 32-bit DLX processor. Simulation-based method has been applied to analyze the fault tolerance characteristic of this processor. This experiment is based on injection of 14000 faults among 70 points of components which are more frequently used in VHDL model. The experimental results have been considered in different aspects. Up to 55% of the injected faults cause system failure and also approximately 42% of them are masked before changing into errors. Less than 3% of injected faults remain as latent errors. The Average of fault latency has also been reported between 47 to 59 clock cycles regarding to different workloads. The comparison of observed component distinguishes ALU as the most sensitive one among others with the approximate failure rate of 50%.

Published in:

Dependability, 2009. DEPEND '09. Second International Conference on

Date of Conference:

18-23 June 2009