By Topic

Performance evaluation of on-chip register and cache organizations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Eickemeyer, R.J. ; Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA ; Patel, J.H.

Several different local memory organizations applicable for single-chip processors are compared. Several cache types-instruction, data, split, unified, stack, and top-of-stack-are considered. These are compared to multiple-register-set architectures to which various caches can also be added. The performance metric of interest is effective access time, since a wide variety of register and cache organizations are used. A model for access time and a model for chip area required for each organization form the basis for comparison. Extensive simulations of several register-memory organizations are presented. Address traces from a VAX-11/780 running systems programs were used in the simulation. The data indicate that for small area (<200 bytes), top-of-stack or instruction cache are the best choice; for intermediate area (200 to 600 bytes), a combination of top-of-stack and instruction cache is best; and for large area (>600 bytes), split or unified instruction and data caches are best. Context switch effects were measured and found to be negligible for small- and medium-size caches

Published in:

Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium on

Date of Conference:

30 May-2 Jun 1988