We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

An FPGA-based point pattern matching processor with application to fingerprint matching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ratha, N.K. ; Dept. of Comput. Sci., Michigan State Univ., East Lansing, MI, USA ; Jain, A.K. ; Rover, D.T.

We describe the design and synthesis of a high-performance coprocessor for point pattern matching with application to fingerprint matching using Splash 2-an attached processor for SUN SPARCstation hosts. Each of the field programmable gate array (FPGA)-based processing elements (PEs) is programmed using VHDL behavioral modeling. Using the simulation tools, the program logic is verified. The final control bit stream for the PEs is generated using the synthesis tools. The point feature matching coprocessor can run at a peak speed of 17.1 MHz per feature vector of a fingerprint. With 65 features per fingerprint, the matching speed has been projected at the rate of 2.6*105 fingerprints/sec. The synthesized coprocessor was tested on a 10000 fingerprint database

Published in:

Computer Architectures for Machine Perception, 1995. Proceedings. CAMP '95

Date of Conference:

18-20 Sep 1995