By Topic

Building Manycore Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Batten, C ; Massachusetts Institute of Technology, Cambridge ; Joshi, A ; Orcutt, J ; Holzwarth, C
more authors

We present a new monolithic silicon photonics technology and its application to manycore processor-to-DRAM networks. Our technology implements photonic components in a standard bulk CMOS process reducing costs and improving opto-electrical coupling compared to other photonic technologies. Simulation and preliminary experimental results show an order of magnitude better energy-efficiency and bandwidth-density than off-chip electrical links in the same technology generation. Exploiting the advantages of both electrical and photonic interconnect, we propose a manycore processor-to-DRAM network based on a "local meshes to global switches" topology. We illustrate the advantages of the proposed network architecture using analytical models and simulations with synthetic traffic patterns, and also introduce a technique for implementing such networks with a ring-filter matrix. Our work shows the importance of a vertically integrated approach to turn the advantages of photonic devices into system-level benefits.

Published in:

Micro, IEEE  (Volume:PP ,  Issue: 99 )