By Topic

Analysis of memory referencing behavior for design of local memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
McNiven, G.D. ; Coordinated Sci. Lab., Illinois Univ., Urbana, IL, USA ; Davidson, E.S.

Memory-referencing behavior is analyzed by the study of traces for the purpose of developing local memory structures and management techniques. A trace-processing technique called flattening reduces the dependence of the results on the underlying compiler and architecture on which the trace was generated, and partitions each memory location into its constituent values. The referencing patterns of each value in the resulting trace is described using statistics such as interreference time, lifetime, etc. The referencing patterns of the entire trace are described by histograms showing the distributions for the statistics of the individual values. The results of this analysis indicate that the use of a program-controlled cache to efficiently reduce the traffic from the cache to main memory will improve productivity. By using program control, the future knowledge of the compiler can be imparted to the cache, allowing the rejection of dead values and early replacement of values with long interreference times

Published in:

Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium on

Date of Conference:

30 May-2 Jun 1988